Fundamental simulation studies of CONWIP in front-end wafer fabrication

Muhammad, N.A. and Chin, J.F. and Kamarrudin, S. and Chik, M.A. and Prakash, J. (2015) Fundamental simulation studies of CONWIP in front-end wafer fabrication. Journal of Industrial and Production Engineering, 32 (4). pp. 232-246. ISSN 21681015

Full text not available from this repository.
Official URL: https://www.scopus.com/inward/record.uri?eid=2-s2....

Abstract

Production planning and control in semiconductor manufacturing is complicated by high-level of re-entrant. Job batching is commonly used to reduce required setup time and maximize workstation utilization. New research promotes CONWIP in pull production systems, while limiting overall work-in-process. However, the implications of batching on CONWIP systems have not been well studied. This paper describes a series of simulation studies and adopted ANOVA and response surface methodology to investigate the effects and relationship of batching on different numbers of CONWIP cards, demand composition, re-entrant, and setup times. Simulation results show that all batching systems exhibited a high number of CONWIP cards and low job mix, total layers, and setup times when the lowest average flow time as well as the highest throughput level and workstation utilization are achieved. The overall result reveals that batching systems outperform non-batching systems in the simulation model of a CONWIP production control system in semiconductor manufacturing. © 2015 Chinese Institute of Industrial Engineers.

Item Type: Article
Additional Information: cited By 12
Uncontrolled Keywords: Production control; Semiconductor device manufacture, Batching system; CONWIP; Process flows; simulation; Wafer fabrications, Silicon wafers
Depositing User: Mr Ahmad Suhairi UTP
Date Deposited: 09 Nov 2023 16:17
Last Modified: 09 Nov 2023 16:17
URI: https://khub.utp.edu.my/scholars/id/eprint/5938

Actions (login required)

View Item
View Item