Development of a Modified 63-Level Asymmetric Multi-Level Inverter to Minimize THD

Rafiul Islam, M. and Mahmudul Hasan, M. and Kannan, R. (2022) Development of a Modified 63-Level Asymmetric Multi-Level Inverter to Minimize THD. In: UNSPECIFIED.

Full text not available from this repository.
Official URL: https://www.scopus.com/inward/record.uri?eid=2-s2....

Abstract

In this paper, a modified single-phase 63-level asymmetric multi-level inverter (MLI) topology is proposed to reduce THD. The sinusoidally modulated staircase switching technique is utilized to control level generating circuitry to produce only positive voltage across H-Bridge terminals. H-Bridge circuitry is used to generate polarities. In this technique, optimal switch count is considered for this topology. The proposed topology was analyzed in MATLAB/SIMULINK and also a mathematical analysis was done for THD calculation. In both analyses, the THD was found 0.27 for the modified topology. For experimental validation of this modified topology, a prototype was developed and tested in the laboratory. The experimental waveform for a 60W electric bulb is shown in this paper. Finally, The THD of output voltage and efficiency of the inverter were found 1.13 and 93.7 respectively using HIOKI PW3337 POWER METER. © 2022 IEEE.

Item Type: Conference or Workshop Item (UNSPECIFIED)
Additional Information: cited By 1; Conference of 3rd IEEE Industrial Electronics and Applications Conference, IEACon 2022 ; Conference Date: 3 October 2022 Through 4 October 2022; Conference Code:184531
Uncontrolled Keywords: Bridge circuits; DC-DC converters; Electric inverters, 63 level inverte; H-bridges; Inverter topologies; MOS-FET; MOSFETs; Multi Level Inverter (MLI); Multilevels; Single phasis; Switching techniques; THD, Topology
Depositing User: Mr Ahmad Suhairi UTP
Date Deposited: 19 Dec 2023 03:23
Last Modified: 19 Dec 2023 03:23
URI: https://khub.utp.edu.my/scholars/id/eprint/17346

Actions (login required)

View Item
View Item