Pipelined architecture for low density parity check encoder Conference Paper