Design and FPGA implementation of PLL-based quarter-rate clock and data recovery circuit Conference Paper