relation: https://khub.utp.edu.my/scholars/960/
title: A case study for reliability-aware in SoC analog circuit design
creator: Latif, M.A.A.
creator: Ali, N.B.Z.
creator: Hussin, F.A.
description: This paper provides a working knowledge of Negative Bias Temperature Instability (NBTI) awareness to the circuit design community for reliable design of the System-Ona-Chip (SoC) analog circuit. The reliability performance of all matched pair circuits, such as Bandgap Reference, is at the mercy of aging differential. Aging simulation (AgingSim) is mandatory to obtain realistic risk evaluation for circuit design reliability qualification. It is applicable to all circuit aging problems covering both analog and digital. Failure rate varies as a function of voltage and temperature. It is shown that PMOS is the reliability-critical device and NBTI is the most critical failure mechanism for analog circuit performance in sub-micrometer CMOS technology. We provide a complete reliability simulation analysis of Thermal Sensor DAC and analyze the effect of NBTI using aging simulation tool.
date: 2010
type: Conference or Workshop Item
type: PeerReviewed
identifier:   Latif, M.A.A. and Ali, N.B.Z. and Hussin, F.A.  (2010) A case study for reliability-aware in SoC analog circuit design.  In: UNSPECIFIED.     
relation: https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952743599&doi=10.1109%2fICIAS.2010.5716255&partnerID=40&md5=f559f8a5e9152d01f23988b3ead5bcb3
relation: 10.1109/ICIAS.2010.5716255
identifier: 10.1109/ICIAS.2010.5716255