relation: https://khub.utp.edu.my/scholars/401/
title: Pipelined lifting-based VLSI architecture for two-dimensional inverse discrete wavelet transform
creator: Koko, I.S.
creator: Agustiawan, H.
description: In this paper, high performance pipelined VLSI architectures for both inverse 5/3 and 9/7 filters and combined 5/3 and 9/7 are proposed. To ease architecture development the strategy adopted is to divide the details of the development into two steps each having less information to handle. In the first step, the external architecture, which is identical for both 5/3 and 9/7 and consists of a column-processor (CP) and a row-processor (RP), is developed. In the second step, fully pipelined column and row processors datapath architectures for 5/3 and 9/7 are developed separately that fit into CP and RP of the external architecture. The architecture also implements the symmetric extension algorithm recommended by JPEG2000. © 2008 IEEE.
date: 2008
type: Conference or Workshop Item
type: PeerReviewed
identifier:   Koko, I.S. and Agustiawan, H.  (2008) Pipelined lifting-based VLSI architecture for two-dimensional inverse discrete wavelet transform.  In: UNSPECIFIED.     
relation: https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949167949&doi=10.1109%2fICCEE.2008.14&partnerID=40&md5=ec4e5b017ae8ee05ef7fbb7ab584ba93
relation: 10.1109/ICCEE.2008.14
identifier: 10.1109/ICCEE.2008.14