Assaad, M. and Alser, M.H.  (2012) Design of an all-digital synchronized frequency multiplier based on a dual-loop (D/FLL) architecture.  VLSI Design, 2012.   ISSN 1065514X