Alser, M.H. and Assaad, M. and Hussin, F.A. and Yohannes, I. (2012) Design and FPGA implementation of PLL-based quarter-rate clock and data recovery circuit. In: UNSPECIFIED.