Ldpc decoder design using compensation scheme of group comparison for 5g communication systems

Lin, C.-H. and Wang, C.-X. and Lu, C.-K. (2021) Ldpc decoder design using compensation scheme of group comparison for 5g communication systems. Electronics (Switzerland), 10 (16). ISSN 20799292

Full text not available from this repository.
Official URL: https://www.scopus.com/inward/record.uri?eid=2-s2....

Abstract

This paper presents a dual-mode low-density parity-check (LDPC) decoding architecture that has excellent error-correcting capability and a high parallelism design for fifth-generation (5G) new-radio (NR) applications. We adopted a high parallelism design using a layered decoding schedule to meet the high throughput requirement of 5G NR systems. Although the increase in parallelism can efficiently enhance the throughput, the hardware implementation required to support high parallelism is a significant hardware burden. To efficiently reduce the hardware burden, we used a grouping search rather than a sorter, which was used in the minimum finder with decoding performance loss. Additionally, we proposed a compensation scheme to improve the decoding performance loss by revising the probabilistic second minimum of a grouping search. The post-layout implementation of the proposed dual-mode LDPC decoder is based on the Taiwan Semiconductor Manufacturing Company (TSMC) 40 nm complementary metal-oxide-semiconductor (CMOS) technology, using a compensation scheme of grouping comparison for 5G communication systems with a working frequency of 294.1 MHz. The decoding throughput achieved was at least 10.86 Gb/s without evaluating early termination, and the decoding power consumption was 313.3 mW. © 2021 by the authors. Licensee MDPI, Basel, Switzerland.

Item Type: Article
Additional Information: cited By 5
Depositing User: Mr Ahmad Suhairi UTP
Date Deposited: 10 Nov 2023 03:29
Last Modified: 10 Nov 2023 03:29
URI: https://khub.utp.edu.my/scholars/id/eprint/14586

Actions (login required)

View Item
View Item