Configurable 2 bits per cycle successive approximation register for analog to digital converter on FPGA Conference Paper uri icon

publication date

  • 2016