Hardware Accelerator for Deep Neural Networks on Edge Devices Based on RISC-V Open Standard Instruction Set Architecture Conference Paper